Santa Clara University

Courses in Computer Engineering

Graduate Schedule of Classes

The following information is taken directly from the course availability system, and is usually more accurate than the printed copy of the schedule. If no results are shown then the schedule has not yet been posted or the system is down. Students can also use eCampus to search for classes.

Fall 2013: Graduate Engineering, School of Engineering
Subject Computer Engineering
Course COEN 21C
Title Intro to Logic Design
Units (min/max) 2.00/2.00
Description Boolean functions and their minimization. Designing combinational circuits, adders, multipliers, multiplexers, decoders. Noise margin, propagation delay. Bussing. Memory elements: latches and flip-flops; timing; registers; counters. Programmable logic, PLD, and FPGA. Use of industry quality CAD tools for schematic capture and HDL in conjunction with FPGAs. Also listed as ELEN 21 Compressed version of COEN 21 taught in the graduate time format.
Course descriptions can also be found in the School of Engineering Bulletin, or on the Computer Engineering Web site.
Term Class Instructor(s) Meeting Days Meeting Times Location
Fall 2013 93164 Fussell,Carl A T
05:10 PM-07:00 PM

Return to the class schedule list.

Printer-friendly format