

Contact resistance in carbon nanostructure via interconnects

Wen Wu, Shoba Krishnan, Toshishige Yamada,^{a)} Xuhui Sun, Patrick Wilhite, Raymond Wu, Ke Li, and Cary Y. Yang
 Center for Nanostructures, Santa Clara University, Santa Clara, California 95053, USA

(Received 19 December 2008; accepted 18 March 2009; published online 23 April 2009)

We present an in-depth electrical characterization of contact resistance in carbon nanostructure via interconnects. Test structures designed and fabricated for via applications contain vertically aligned arrays of carbon nanofibers (CNFs) grown on a thin titanium film on silicon substrate and embedded in silicon dioxide. Current-voltage measurements are performed on single CNFs using atomic force microscope current-sensing technique. By analyzing the dependence of measured resistance on CNF diameter, we extract the CNF resistivity and the metal-CNF contact resistance. © 2009 American Institute of Physics. [DOI: 10.1063/1.3123164]

Recent process and reliability issues in state-of-the-art copper interconnects have driven researchers to actively seek alternative materials for next-generation on-chip interconnect technologies. Carbon nanotubes (CNTs) and carbon nanofibers (CNFs) are possible candidates that can withstand or even exceed the reliability standards of comparable copper systems.¹⁻³ Besides their superior current capacity, CNTs and CNFs exhibit robust thermal and mechanical properties.^{4,5} To incorporate carbon-based interconnects into integrated circuit fabrication processes, one vital consideration is the controllable synthesis of carbon nanostructures. Carbon nanostructure growth depends on the key parameters governing the reaction, such as temperature, catalyst geometry, and gas flow rate, which affect to various degrees the performance of active devices fabricated in front-end processes. Moreover, such growth comes with formation of carbon-metal interfaces which must be optimized to achieve low contact resistances required by the International Technology Roadmap for Semiconductors.⁶

Imaging with microscopy, such as with scanning electron microscope (SEM) and scanning transmission electron microscopy, provides structural and compositional information of the nanoscale materials and their interfaces.⁷ To study the structure-property relationships for these interfaces, so that the materials can potentially be incorporated in next-generation chip technologies, electrical characterization of their direct and alternate current (dc and ac) behaviors is essential. Such extensive measurements require development of robust test methodologies. Four-point-probe measurements minimize the voltage drop across contacts to extract intrinsic and contact resistances, and have been widely adopted for horizontal one-dimensional nanostructures.^{8,9} However, it is challenging to fabricate the corresponding four-point test structures for vertical nanostructures such as vias due to complex three-dimensional nature of the electrode-via system. Therefore, finding an alternative way to extract contact resistance in a via structure is critically needed. Measured electrical characteristics of CNT vias have been reported,^{10,11} but few articles focus on the differentiation of contact resistances from the overall via resistances. In this letter, we present resistance extraction methodology for

vertical one-dimensional nanostructures. Using this method, we can separate the interfacial or contact resistance from the intrinsic bulk resistance of nanostructures. To properly analyze the measurement results, a diameter-dependent contact resistance model is proposed, which agrees well with single-CNF measurements using atomic force microscope (AFM) current-sensing technique.

Figure 1(a) illustrates the cross-section of a CNF array used for electrical characterization. Details of the CNF-array test structure fabrication have been reported elsewhere.¹² The inherent vertical alignment of CNFs grown by plasma-enhanced chemical vapor deposition makes integration into planar silicon processing technologies feasible. In Fig. 1(a), the platinum coating on the surface of the AFM probe tip (tip radius <60 nm) forms a nanoscale electrical measurement probe. With the probe tip virtually grounded, a variable dc bias voltage is applied to the sample, and an amplifier in the controller senses the current flow through the sample. When the AFM probe scans the sample surface in contact mode, current distribution and surface topographies of the sample are obtained simultaneously. This allows the users to precisely probe individual CNFs protruding out of the oxide and measure their electrical characteristics. The SEM image (top view) of the sample surface is shown in Fig. 1(b). With a constant dc voltage applied between the scanning probe tip and the sample base electrode, surface topographic images can be obtained.

The surface topographic image obtained for each sample allows us to systematically locate single CNFs for current-voltage (*I-V*) measurements. For such characterization of




FIG. 1. (a) Cross-section of CNF arrays embedded in SiO₂ with a current-sensing AFM tip in contact mode, and (b) an SEM image of sample surface where a CNF protruding out of oxide is highlighted by a dashed circle.

^{a)}Author to whom correspondence should be addressed. Electronic mail: tyamada@scu.edu.




FIG. 4. (a) Measured resistances (solid squares) and corresponding modeling results (solid line) vs D_{CNF} . (b) Modeled contact resistances vs D_{CNF} . Two solid lines represent average contact resistances derived based on constant- R_C and diameter-dependent- R_C assumptions, respectively.

Fig. 4(a). Note that this model yields $\rho_3 = 5 \times 10^{-2} \Omega \text{ cm}$, which is considerably higher than that of Ti, the substrate metal in contact with CNF. This discrepancy underscores the limitation of this model in describing transport behavior outside the interfacial region. Moreover, the complexity of the interfacial layer between CNF and Ti renders the assumption of an ideal contact between regions (2) and (3) rather approximate. Nevertheless, the model represents a first-order correction to the diameter-independent assumption described above.

Figure 4(b) shows the extracted $R_C(D_{CNF})$ using Eq. (2). $R_C(D_{CNF})$ is 4.3 kΩ at $D_{CNF} = 60$ nm, and is 1.4 kΩ at $D_{CNF} = 180$ nm, with an average $R_C(D_{CNF})$ of 7.7 kΩ. Unlike the low-resistance behavior exhibited by metal contacts, $R_C(D_{CNF})$ values obtained here are at least two times larger than R_{CNF} of carbon nanofibers with similar diameters. $R_C(D_{CNF})$ therefore dominates the electrical characteristics of carbon nanostructures in via interconnects. The figure also shows the extracted R_C when assumed constant. Compared to $R_C(D_{CNF})$, which seems to approach the constant R_C value for large D_{CNF} , the constant assumption is clearly an underestimate (and probably the lower limit for large D_{CNF}) as it ignores current crowding at the interface for smaller D_{CNF} . Nevertheless, for the CNF via interconnects studied here, the

constant- R_C assumption provides a quick and simple estimation of contact resistances.

The AFM current-sensing technique enables us to probe individual CNFs and obtain I - V curves for single nanofibers. We extract the CNF bulk resistivity and contact resistance from the total resistance measurements using two separate assumptions, constant R_C and diameter-dependent $R_C(D_{CNF})$. We find that the constant assumption leads to an underestimate of the contact resistance, while assuming reciprocal-diameter dependence of $R_C(D_{CNF})$ is justified both theoretically and empirically. Our results also show that the contact resistance at the metal-carbon interface dominates the electrical characteristics of carbon nanostructures in via interconnects. The contact resistance extraction methodology presented here, based on varying diameters, is applicable to other one-dimensional nanostructures.

This work is supported by the United States Army Space and Missile Defense Command (SMDC) and carries Distribution Statement A, approved for public release, distribution unlimited.

- ¹Z. Yao, C. L. Kane, and C. Dekker, *Phys. Rev. Lett.* **84**, 2941 (2000).
- ²B. Q. Wei, R. Vajtai, and P. M. Ajayan, *Appl. Phys. Lett.* **79**, 1172 (2001).
- ³A. Javey, P. Qi, Q. Wang, and H. Dai, *Proc. Natl. Acad. Sci. U.S.A.* **101**, 13408 (2004).
- ⁴Q. Ngo, T. Yamada, M. Suzuki, Y. Ominami, A. M. Cassell, J. Li, M. Meyyappan, and C. Y. Yang, *IEEE Trans. Nanotechnol.* **6**, 688 (2007).
- ⁵M. Suzuki, Y. Ominami, Q. Ngo, C. Y. Yang, A. M. Cassell, and J. Li, *J. Appl. Phys.* **101**, 114307 (2007).
- ⁶International Technology Roadmap for Semiconductors—Interconnect, available at http://www.itrs.net/Links/2007ITRS/2007_Chapters/2007_Interconnect.pdf.
- ⁷Nanotechnology Measurement Handbook, available at <http://www.keithley.com/news/prod040507>.
- ⁸A. Bachtold, M. Henny, C. Terrier, C. Strunk, C. Schonenberger, J. P. Salvetat, J. M. Bonard, and L. Forro, *Appl. Phys. Lett.* **73**, 274 (1998).
- ⁹A. S. Walton, C. S. Allen, K. Critchley, M. L. Gorzny, J. E. McKendry, R. M. D. Brydson, B. J. Hickey, and S. D. Evans, *Nanotechnology* **18**, 065204 (2007).
- ¹⁰A. Kawabata, S. Sato, T. Nozue, T. Hyakushima, M. Norimatsu, M. Mishima, T. Murakami, D. Kondo, K. Asano, M. Ohfuti, H. Kawarada, T. Sakai, M. Nihei, and Y. Awano, Proceedings of the IEEE International Interconnect Technology Conference (IITC), Burlingame, CA, 2008, p. 237.
- ¹¹J. C. Coiffic, M. Fayolle, H. Le Poche, S. Maitrejean, and S. Olivier, Proceedings of the IEEE International Interconnect Technology Conference (IITC), Burlingame, CA, 2008, p. 153.
- ¹²W. Wu, D. Nguyen, P. Wilhite, T. Saito, S. Krishnan, and C. Y. Yang, Proceedings of 8th IEEE Conference on Nanotechnology (Nano '08), Arlington, TX, 2008, p. 300.
- ¹³T. Yamada, *Appl. Phys. Lett.* **78**, 1739 (2001).
- ¹⁴R. Holm, *Electronic Contacts: Theory and Application* (Springer, New York, 1967).
- ¹⁵M. W. Denhoff, *J. Phys. D: Appl. Phys.* **39**, 1761 (2006).
- ¹⁶J. R. Dryden, *ASME J. Heat Transfer* **105**, 408 (1983).
- ¹⁷T. Yamada, M. Suzuki, H. Kitsuki, T. Saito, D. Fabris, X. Sun, P. Wilhite, and C. Y. Yang, Proceedings of 8th IEEE Conference on Nanotechnology (Nano '08), Arlington, TX, 2008, p. 263.