Fr. Dat Tran, S. J. is an assistant professor of Electrical and Computer Engineering. He joined the Santa Clara University faculty in September 2020. He received B.S. and M.S. degrees in Electrical Engineering from Portland State University, Portland, OR, in 1994 and 1996. From 1996 to 1999, he worked for Tektronix, Inc., as a software design engineer. In 1999, he entered the Society of Jesus, went through the Jesuit formation, and received an M.Div. degree at Jesuit School of Theology at Santa Clara in 2009. In 2014, he returned to Portland State University, Portland, OR, for graduate study and received a Ph.D. degree in Electrical Engineering in 2019. Since 2019, he has been teaching in the Electrical and Computer Engineering Department at Santa Clara University.
- ECEN 20 - Emerging Areas in Electrical and Computer Engineering
- ECEN 21 - Introduction to Logic Design
- ECEN 21L - Introduction to Logic Design Lab
- ECEN 50 - Electric Circuits 1
- ECEN 50L - Electric Circuit 1 Lab
- ECEN 158/258 - Introduction to Neuromorphic Computing with Mem-devices
Tran, SJ Dat. “Memcapacitive Spiking Neurons and Associative Memory Application.” IEEE Access (2025). Link
Tran, SJ Dat, and Christof Teuscher. “Multi-tasking Memcapacitive Networks.” IEEE Journal on Emerging and Selected Topics in Circuits and Systems (2023). Link
Zhang, Hai-Tian, Tae Joon Park, ANM Nafiul Islam, Tran, SJ Dat, Sukriti Manna, Qi Wang, Sandip Mondal, et al. “Reconfigurable perovskite nickelate electronics for artificial intelligence.” Science 375, no. 6580 (2022): 533-539. Link
Tran, SJ Dat, and Christof Teuscher. “Computational Capacity of Complex Memcapacitive Networks.” ACM Journal on Emerging Technologies in Computing Systems (JETC) 17.2 (2021): 1-25. Link
Tran, SJ Dat, and Christof Teuscher. “Deep Memcapacitive Network.” 2020 IEEE 15th International Conference on Nano/Micro Engineered and Molecular Systems (NEMS). IEEE, 2020. Link
Tran, SJ Dat, and Christof Teuscher. “Hierarchical Memcapacitive Reservoir Computing Architecture.” 2019 IEEE International Conference on Rebooting Computing (ICRC). IEEE, 2019. Link
Tran, SJ Dat, and Christof Teuscher. “Memcapacitive reservoir computing.” 2017 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH). IEEE, 2017. Link
Tran, SJ Dat, and Christof Teuscher. “Memcapacitive Devices in Logic and Crossbar Applications.” International Journal of Unconventional Computing 13.1 (2017). Link
Woods, W., Taha, M.M.A., Tran, S.J., Bürger, J. and Teuscher, C., 2015, July. Memristor panic—A survey of different device models in crossbar architectures. In Proceedings of the 2015 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH’ 15) (pp. 106-111). IEEE. Link
Tran, S.J. Dat, “Memcapacitive Reservoir Computing Architectures,” Ph.D. Dissertation, Department of Electrical and Computer Engineering, Portland State University, June 2019. Link